Compartir
High-Level Estimation and Exploration of Reliability for Multi-Processor System-On-Chip (Computer Architecture and Design Methodologies)
Zheng Wang; Anupam Chattopadhyay (Autor)
·
Springer
· Tapa Dura
High-Level Estimation and Exploration of Reliability for Multi-Processor System-On-Chip (Computer Architecture and Design Methodologies) - Zheng Wang; Anupam Chattopadhyay
Sin Stock
Te enviaremos un correo cuando el libro vuelva a estar disponible
Reseña del libro "High-Level Estimation and Exploration of Reliability for Multi-Processor System-On-Chip (Computer Architecture and Design Methodologies)"
This book introduces a novel framework for accurately modeling the errors in nanoscale technology and developing a smooth tool flow at high-level design abstractions to estimate error effects, which aids the development of high-level fault-tolerant techniques. In total, the book presents 6 solutions for reliability estimation (3 for fault injection and 3 for analytical estimation) and 5 techniques for reliability exploration (3 for architectural level and 2 for system-level). It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
Todos los libros de nuestro catálogo son Originales.
El libro está escrito en Inglés.
La encuadernación de esta edición es Tapa Dura.
✓ Producto agregado correctamente al carro, Ir a Pagar.