Compartir
Three-Dimensional Integrated Circuit Design: Eda, Design and Microarchitectures (Integrated Circuits and Systems) (en Inglés)
Yuan (Edt) Xie (Autor)
·
Springer
· Tapa Dura
Three-Dimensional Integrated Circuit Design: Eda, Design and Microarchitectures (Integrated Circuits and Systems) (en Inglés) - yuan (edt) xie
222,87 €
234,61 €
Ahorras: 11,73 €
Elige la lista en la que quieres agregar tu producto o crea una nueva lista
✓ Producto agregado correctamente a la lista de deseos.
Ir a Mis Listas
Origen: Estados Unidos
(Costos de importación incluídos en el precio)
Se enviará desde nuestra bodega entre el
Miércoles 15 de Mayo y el
Martes 04 de Junio.
Lo recibirás en cualquier lugar de España entre 1 y 5 días hábiles luego del envío.
Reseña del libro "Three-Dimensional Integrated Circuit Design: Eda, Design and Microarchitectures (Integrated Circuits and Systems) (en Inglés)"
We live in a time of great change. In the electronics world, the last several decades have seen unprecedented growth and advancement, described by Moore’s law. This observation stated that transistor density in integrated circuits doubles every 1. 5–2 years. This came with the simultaneous improvement of individual device perf- mance as well as the reduction of device power such that the total power of the resulting ICs remained under control. No trend remains constant forever, and this is unfortunately the case with Moore’s law. The trouble began a number of years ago when CMOS devices were no longer able to proceed along the classical scaling trends. Key device parameters such as gate oxide thickness were simply no longer able to scale. As a result, device o- state currents began to creep up at an alarming rate. These continuing problems with classical scaling have led to a leveling off of IC clock speeds to the range of several GHz. Of course, chips can be clocked higher but the thermal issues become unmanageable. This has led to the recent trend toward microprocessors with mul- ple cores, each running at a few GHz at the most. The goal is to continue improving performance via parallelism by adding more and more cores instead of increasing speed. The challenge here is to ensure that general purpose codes can be ef?ciently parallelized. There is another potential solution to the problem of how to improve CMOS technology performance: three-dimensional integrated circuits (3D ICs).
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
Respuesta:
Todos los libros de nuestro catálogo son Originales.
Respuesta:
El libro está escrito en Inglés.
Respuesta:
La encuadernación de esta edición es Tapa Dura.
✓ Producto agregado correctamente al carro, Ir a Pagar.
